We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results
New

CPU Core Design Verification Engineer

Advanced Micro Devices, Inc.
$139,360.00/Yr.-$209,040.00/Yr.
United States, Texas, Austin
7171 Southwest Parkway (Show on map)
Mar 13, 2026


WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

THE ROLE

As a Core Design Verification Engineer, you will be responsible for verifying new and existing microarchitectural features in AMD's nextgeneration x86 CPU cores. This role focuses on unit and corelevel verification using a C++ and Verilog/SystemVerilogbased environment, with an emphasis on robust testbench architecture, reusable verification agents, and highquality coverage closure.

You will work closely with architects, RTL designers, and fellow verification engineers to ensure architectural intent is correctly implemented and thoroughly validated. Success in this role requires strong computer architecture fundamentals, the ability to reason about complex microarchitectural interactions, and a selfmotivated approach to solving ambiguous and challenging verification problems.

THE PERSON

You have a strong passion forcomputer architecture and processor microarchitectureand enjoy working at the intersection of hardware and software. You are a selfmotivated problem solver who takes ownership of verification quality endtoend, from test planning through debug and coverage closure.

You valueclean, scalable verification environmentsand understand the importance of sound testbench and agent architecture. You collaborate effectively across teams and time zones, communicate clearly, and continuously look for ways to improve verification efficiency, quality, and methodology.

KEY RESPONSIBILITIES

  • Collaborate withCPU architects and RTL designersto understand microarchitectural features, corner cases, and verification requirements
  • Define and ownunit and corelevel test plans, including stimulus, checking, and functional coverage strategies
  • Design, implement, and maintainC++based and SystemVerilogbased testbenches, with a focus onmodular, reusable verification agent architectures
  • Developdirected and constrainedrandom C++ teststo validate architectural behavior and stress complex microarchitectural interactions
  • Write and maintainSystemVerilog assertions and functional coverage models
  • Debug simulation failures, identify root cause, and work crossfunctionally to resolve RTL, firmware, or testbench issues
  • Drivefunctional and code coverage closure, identify verification gaps, and improve stimulus and checking as needed
  • Contribute toverification infrastructure, workflows, and methodology improvements, including debug efficiency and simulation performance
  • Mentor junior engineers and contribute to a culture of highquality, scalable verification

PREFERRED EXPERIENCE

  • Experience withCPU or complex microprocessor verification, preferably x86based designs
  • Strong background incomputer architecture and microarchitecture concepts
  • Proficiency inC++for verification test development and infrastructure
  • Proficiency inVerilog and SystemVerilog, including assertions and functional coverage
  • Experience designing and maintainingtestbench architectures and verification agents
  • Strong debug skills usingVerilog/SystemVerilog simulation tools
  • Familiarity withconstrainedrandom testingand coveragedriven verification
  • Experience working inLinuxbased development environments
  • Exposure tox86 assembly languageor lowlevel architectural programming is a strong plus
  • Scripting experience (Python, Perl, shell, Makefile) for automation and workflow support
  • Experience leveragingAIassisted or agentbased development toolsto improve verification productivity, including test generation, debug assistance, code refactoring, or workflow automation
  • Ability to integrate AIassisted tooling intoC++ and SystemVerilog verification environmentswhile maintaining code quality, correctness, and debuggability
  • Interest in exploring and advancing verification and software development methodologies, including new tools, workflows, and automation techniques that improve verification efficiency and quality

ACADEMIC CREDENTIALS

Bachelor's or Master's degree inComputer Engineering, Electrical Engineering, or Computer Science

LOCATION:

Austin, TX

This role is not eligible for visa sponsorship

#LI-MF2

#LI-HYBRID

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.

This posting is for an existing vacancy.

Applied = 0

(web-bd9584865-ksnsn)